MB89352 SCSI Protocol Controller (SPC) with On-Chip Drivers/Receivers

Edition 1.0 September 1989

GENERAL DESCRIPTION

The MB89352 CMOS LSI SPC (SCSI Protocol Controller) is a circuit designed for easy control of the small computer system interface (SCSI).

The MB89352 can be used as a peripheral LSI circuit for an 8- or 16-bit MPU to realize high-level SCSI control. The SPC can control all the SCSI interface signals and handle almost all the interface control procedures. The on-chip driver/receivers allow for direct connection to the SCSI BUS.

This LSI circuit has an 8-byte FIFO data buffer register and a transfer byte counter that is 24 bits long. Furthermore, the MB89352 can serve as either an INITIATOR or a TARGET device for the SCSI, and can therefore be used for either an I/O controller or a host adapter.

SCSI Compatibility

- Full support for SCSI control (ANSI X3.1311986 Specification) except for synchronized transfer mode
- Serves as either INITIATOR or TARGET

Data Transfer Rate/Byte Counter

- 8-byte FIFO data timing control
- 24-bit transfer byte counter

Drive Options (on-chip driver/receiver)

Single-ended

Selectable Transfer Modes

- DMA Transfer
- Program Transfer
- Manual Transfer

Clock Requirements

• 8 MHz clock

Technology/Power Requirements

- Silicon-gate CMOS
- Single +5 V power supply

Available Packaging

48-pin DIP or FLAT plastic packages

ABSOLUTE MAXIMUM RATINGS¹


Dating	Designator	Valu	11	
Rating	Designator	Min.	Max.	Unit
Supply Voltage	V _{CC}	V _{SS} -0.3	7.0	V
Input Voltage	V ₁	V _{SS} -0.3	7.3	V
Output Voltage ²	Vo	V _{SS} -0.3	7.3	V
Storage Temperature	T _{STG}	-55	150	°C

Notes: 1 Permanent device damage may occur if the above absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2 Should not exceed V_{CC} + 0.5V.


RECOMMENDED OPERATING CONDITIONS

	.				
Parameter	Designator	Min.	Тур.	Max.	Unit
Supply Voltage	V _{cc}	4.75	5.0	5.25	V
Operating Ambient Temperature	T _A	0		+ 70	°C




PIN ASSIGNMENTS

48-Pin Plastic DIP



PIN ASSIGNMENTS (Continued)

48-Pin Plastic Flat Package



PIN DESCRIPTIONS

	Pin N	lo.		Function
Designator	DIP	FPT	I/O	runction
V _{CC}	48	6	_	+5V power supply.
V _{SS}	24	30	-	Circuit ground.
DG	9 16 33 40	15 22 39 46	_	Ground (OV) for internal drivers. The SCSI bus drivers can sink up to 48-mA each. Up to 16 drivers can be active at once. We recommend a good solid ground plane.
CLK	47	5	_	Clock input for controlling internal operation and data transfer speed of the SPC.
RST	1	7		Asynchronous reset signal used to clear all internal circuits of the SPC.
CS	2	8	1	Input selection enable signal for accessing an internal register. When active low, the following input/output signals are valid: RD, WR, A3-A0, DP7-DP0 and DP.
				Address input signals for selecting an internal register in SPC. MSB is A3; LSB is A0.
A0 A1 A2 A3	3 4 5 6	9 10 11 12	1	When $\overline{\text{CS}}$ is active, read/ write is enabled for an internal register selected by these address inputs via data bus lines D0-D7 and DP.
RD	43	1		This strobe input is used for reading out the contents of the SPC internal register, and is effective only when \overline{CS} input is active. While \overline{RD} is active, the contents of an internal register selected by A0 to A3 inputs are placed on data bus lines D7 to D0, DP. For a data transfer cycle in the program transfer mode, the rising edge of \overline{RD} is used as a timing signal indicating the end of data read.
WR	44	2	I	The strobe input is used for writing data into an SPC internal register, and is effective only when CS input is active. On the rising edge of this signal, data placed on data bus lines D0 to D7, DP are loaded into an internal register selected by A0 to A3 inputs. For a data transfer cycle in the program transfer mode, the rising edge of this signal is used as a timing signal indicating data ready status.
DP D0 D1 D2 D3 D4	20 21 22 23 25 26	26 27 28 29 31 32	I/O	Used to write/read data to/from an internal register in the SPC. The data bus is 3-state and bidirectional. The MSB is D7 and the LSB is D0; DP is an odd parity bit. When both CS and RD inputs are active, the contents of a selected internal register are output to the data bus. In op-
D5 D6 D7	27 28 29	33 34 35		erations other than read/write, the data bus is kept at a high-Z level.

Continued on following page

PIN DESCRIPTIONS

Burtana	Pin I	No.	Ī.,_	
Designator	DIP	FPT	1/0	Function
DPO	19	25	0	Outputs an odd parity of D0–D7. If parity bit is not generated for external memory, DPO can be used as an input parity bit for DP.
INTR	30	36	0	The INTR output signal is issued by the SPC and requests an interrupt to indicate completion of an internal operation or the occurrence of an error. Except for an interrupt caused by the RSTI input (reset condition in SCSI).
				When an interrupt request is granted, the INTR signal remains active until the interrupt is cleared.
DREQ	45	3	0	For a data transfer cycle in DMA mode, this signal is used to indicate a request for data transfer between the SPC and the external buffer memory. In an output operation, this signal becomes active to request a data transfer from the external buffer memory when the SPC internal data buffer register has free space available. In an input operation, it becomes active to request data transfer to the external buffer memory when the SPC internal data buffer resgister contains valid data.
DACK	46	4	ı	An active low response signal to the DREQ which request data transfer in between SPC and the external memory in the DMA mode. This signal in DMA mode functions similarly to the signal combination of CS=low, A3=high, A2=low, A1-high, and A0=low (selection of DREG) in the program transfer mode. Since the DREG is selected by this DACK signal in the DMA mode instead of the address input from A3-A0, data transfer in between DREG of SPC and external memory is possible.
SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 SDP	17 15 14 13 11 10 8 7	23 21 20 18 17 16 14 13 24	I/O	Active low bi-directional SCSI data bus. MSB: SD7, LSB: SDO Odd parity bit : SDP Parity check for the SCSI data bus is programmable.
SEL	34	40	I/O	A signal to issue or detect selection or reselection phase. In selection phase, an initiater asserts this signal, and in reselection phase the signal is asserted by the target.
BSY	32	38	I/O	This signal indicates the SCSI bus use condition. This signal goes "L" when SPC is in arbitration phase or working as a target. Also, this signal is used to detect bus free phase with SEL signal.

Continued on following page

PIN DESCRIPTIONS

	Pin	No.				Func	ation	
Designator	DIP	FPT	1/0			runc		
I/O C/D MSG	3 5 36 38	41 42 44		as follow	'S:		e of information transfer phase	
			1/0	MSG	C/D	1/0	Phase Name	
				0	0	0	Data Out Phase	
				0	0	1	Data In Phase	
				0	1	0	Command Phase	
				0	1	1	Status Phase	
				1	0	0	Reserved	
				1	0	1	Reserved	
				1	1	0	Message Out Phase	
				1	1	1	Message In Phase	
REQ	39	45	1/0	These signals are output from the target and initiator receives them always. In the data transfer phase, the REQ signal is used to notify the INITIATOR that the TARGET is ready to receive or send data. The REQ input is used as a timing control signal in the data transfer sequence.				
ACK	41	47	I/O	sponse t In the sa	o a transf ime way a	er request (f	acknowledge signal is in re- REQ) signal from the TARGET. ACK input is used as a timing uence.	
ATN	42	48	I/O		to indicati om an init		ondition. This signal is only	
SRST	31	37	1/0				ed by register setting. SCSI is non-maskable.	
NC	12, 37		_	Not con	nected			
OPEN	_	19, 43		Reserve	d. (Do no	t make exter	rnal connections to these pins)	

Fast Track to SCSI MB89352

ADDRESSING OF INTERNAL REGISTERS

SPC has internal registers, consisting of 15 bytes, that are accessible from an external circuit. These internal registers are used for controlling SPC internal operation and indicating SPC processing status/result status. A unique address is assigned to each internal register, and a particular register is identified by address bits A3 to A0. The following table shows internal register addressing:

Table 1. Internal Register Addressing

Register	Mnemonic	Operation	Chip Select (CS)	А3	Addre A2	ss Bits	Α0
negistei	Willemonic		(03)	AS	A2	AI	AU
Bus Device ID	BDID	R	0	0	0	0	0
		W					
SPC Control	SCTL	R	0	0	0	0	1
Si o control	SOIL	W	Ŭ	U	U	J	
Command	SCMD	R	0	0	0	1	0
Command	SCIVID	W	U	0	U	•	U
Open			0	0	0	1	1
							·
Interrupt Sense		R	_	_			_
Reset Interrupt	INTS	W	0	0	1	0	0
Phase Sense	PSNS	R	0	0	. 1	0	1
SPC Diagnostic Control	SDGC	W		U	,	0	'
SPC Status	SSTS	R	0	0	1	1	0
		W			<u>'</u>	<u>'</u>	Ü
SPC Error Status	SERR	R	0	0	1	1	1
_		W					
Phase Control	DOT	R					0
Phase Control	PCTL	w	0	1	0	0	0
Modified Byte Counter	мвс	R	0				4
_		W	0	1	0	0	1

Continued on following page

Table 1. Internal Register Addressing

			Chip Select		Addre	ss Bits	,
Register	Mnemonic	Operation	(CS)	A 3	A2	A 1	Α0
Data Register	DREG	R	0	1	0	1	0
Data Hegister	DNLG	W	Ŭ	•	0		5
Towns are Desister	TEMP	R	0	1	0	,	4
Temporary Register	I CIVIF	W	0		U	'	,
Transfer Counter High	тсн	R	0	1	1	0	0
Transfer Counter riigii	TOH	W	U	•	,		0
Transfer Counter Middle	TCM	R	0	1	1	0	1
Transfer Gourner Wildale	70101	w	-	,	,	1 0	
T ()	TO:	R		1			
Transfer Counter Low	TCL	W	0	'	1	1	0

BIT ASSIGNMENTS

The following table shows the bit assignments to each internal register. When accessing an internal register (in read/write), remember the following:

- The internal register block includes the read—only/write—only register and those having different meanings in read and write operations.
- A write command to a read—only register is ignored.
- 3. If the write—only register is read out, the data and parity bit are undefined.
- 4. At bit positions indicating "_" for a write in either 1 or 0 may be written.

Table 2. Bit Assignments for Internal Registers

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSb)	6	5	4	3	2	1	0 (LSb)	Parity
0	Bus Device ID	R	#7	#6	#5	#4	#3	#2	#1	#0	0
	(BDID)	W						ID4	ID2	ID1	
1	SPC Control (SCTL)	R/W	Reset & Dis- able	Con- trol Reset	Diag Mode	ARBIT Enable	Parity Enable	Select Enable	Resel- ect Enable	INT Enable	Р
	Command	R	0			RST Out	Inter- cept	Tran: PRG	sfer Mo	difer Term	Р
2	(SCMD)	W	Com	mand Co		Out	Xfer	Xfer	0	Mode	P
3		R W									
4	Interrupt Sense	R	Selec- ted	Resel- ected	Discon- nect	Com- mand Comp- plete	Service Re- quired	Time Out	SPC Hard Error	Reset Condi- tion	Р
	(SERR)	W			Re	eset Inter	rupt				_
_	Phase Sense (PSNS)	R	REQ	ACK	ATN	SEL	BSY	MSG	C/D	I/O	Р
5	SPC Diag. Control (SDGC)	W	Diag. REQ	Diag ACK	Xfer Enable		Diag. BSY	Diag. MSG	Diag. C/D	Diag. I/O	_
6	SPC Status	R	Conr	ected TARG	SPC BSY	XFER In Pro- gress	SCSI RST	TC=0	DREG Full	Status Empty	Р
	(SSTS)	W									

Continued on following page

Bit Assignments For Internal Registers

HEX Address	Register and Mnemonic	R/W Oper- ation	7 (MSb)	6	5	4	3	2	1	0 (LSb)	Parity
8	Phase	R	Bus Free					Trans	fer Phase		
8	Control (PCTL)	W	Inter- rupt Enable)		MSG Out	C/D Out	1/O Out	Р
9	Modified Byte Counter	R			0		Bit 3	MB Bit 2	C Bit 1	Bit 0	Р
9	(MBC)	W									Р
A	Data Register	R			Internal [Data Reg	jister (8 E	yte FIFO)		
A	(DREG)	W	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Р
		R		Temporary Data (Input: From SCSI)							
В	Temporary		Bit 7 j	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Р
	Register (TEMP)	W			Tempora	ary Data	(Output:	To SCSI)			
	()	•	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Р
С	Transfer Counter	R			 Trans	fer Cour	l nter High	(MSB)	ļ	l	
	High (TCH)	w	Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16	P
D	Transfer Counter Mid	R			Transfer	C ounter	Middle (l 2nd Byte	1	Ī	
	(TCM)		Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Р
E	Transfer Counter	R		Transfer Counter Low (LSB)							
	LOW (TCL)	w	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Р

These bit assignments for the MB89352 internal registers are identical to those in the MB87030, MB87031, and MB89351. Therfore, SPC replacement from one to another is very easy and does not require any new software design.

Fast Track to SCSI MB89352

DC CHARACTERISTICS (Ta=0-70°C, Vcc=5V ±5%) (Recommended operating conditions unless otherwise specified)

SCSI Bus Signal Pins

_				Values			
Parameter	Designator	Conditions	Min.	Тур.	Max.	Unit	
Input High Voltage	V _{IH}		2.0	_	5.25	٧	
Input Low Voltage	V _{IL}		0	_	0.8	٧	
Input High Current	l _{IH}	V _{IH} + 5.25V	_	100	400	μΑ	
Input Low Current	liL	V _{IL} + OV	_	-100	-400	μΑ	
Output Low Voltage	V _{OL}	V _{CC} = 4.75V I _{OL} + 48mA	_	_	0.5	V	
Input Hysteresis Width	V _{HM}		0.2	0.4	_	٧	


MPU Bus Signal Pins

				Values		
Parameter	Designator	Conditions	Min.	Тур.	Max.	Unit
Input High Voltage	V _{IH}		2.2		V _{CC} + 0.3	V
Input Low Voltage	V _{IL}		V _{SS} -0.3	_	0.8	٧
Output High Voltage	V _{OH}	I _{OH} + 0.4 mA	4.0		V _{CC}	٧
Output Low Voltage	V _{OL}	I _{OL} + 3.2 mA	V _{SS}		0.4	٧
Input Leakage Current	I _{LIH}	V _{IH} + 5.25			20	μΑ
input Leakage Current	1 _{LIL}	V _{IL} + 0.0			-10	μΑ
Input/Output Leakage	I _{LZH}	V _{IH} + 5.25			40	μΑ
Current	I _{LZL}	V _{IL} + 0.0			-40	μΑ
Power Supply Current	Icc	Input Clock = 8 MHz All Output Pins Open			10	mA


(Recommended operating conditions unless otherwise noted)

Clock Signal


CLK Input	444				
_			Values		Unit
Parameter	Designator	Min.	Тур.	Max.	
CLK Cycle Time	talf	125		200	ns
CLK High Time	tснсг	44			ns
CLK Pulse Width	t _{сьсн}	44			ns
CLK Rising Skew Time	t,	-		10	ns
CLK Falling Skew Time	t i			10	ns




RST Input					
_		Values			
Parameter	Designator	Min.	Тур.	Max.	Unit
RST Pulse Width	trstw	100			ns




Register Read					
Parameter	Designator	Min.	Тур.	Max.	Unit
Address Setup Time	t _{ARS}	40			ns
Address Hold Time	t _{ARH}	10			ns
CS Setup Time	t _{CRS}	25			ns
CS Hold Time	t _{CRH}	10			ns
Data Valid Time (from RD Low) (C _L = 80pF)	t _{RLD}			90	ns
Data Valid Time (from RD Hi gh) (C _L = 20pF)	t _{RHD}	10		60	ns
RD Pulse Width	t _{RD}	120			ns



Register Write					
_			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
Address Setup Time	taws	40			ns
Address Hold Line	t _{AWH}	10			ns
CS Setup Time	t _{cws}	25			ns
CS Hold Time	t _{CWH}	10			ns
Data Bus Setup Time	t _{DWS}	30			ns
Data Bus Hold Time	t _{DWH}	20			ns
WR Pulse Width	t _{WR}	100			ns




DPO (Data Parity Output)						
				Values		11
Parameter	Designator	Test Conditions	s Min. Typ. Max		Max.	Unit
Data Bus (D0 – D7) Valid to DPO Valid	t _{DPVD}	CL = 30pF			60	ns




INTR (Interrupt Request) Out	put			-		•
Parameter				Values		
Parameter	Designator Test Conditions	Min.	Тур.	Max.	Unit	
WR High to INTR Low (Interrupt reset)	t _{whiR}	CL = 10pf	t _{CLF}		2t _{CLF} + 100	ns
INTR High to WR High	t _{IRWL}		0			ns
INTR Reset Cycle Time ¹	t _{WRCY}		4t _{CLF}			ns

Note: ¹Applicable only when interrupt reset is executed.




DMA Access						
			Values			
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit
DREQ High to DACK Low	t _{DHAL}		0			ns
WR and RD Service Time (From DACK Low to WR or RD Low)	t _{ARWL}		40			ns
DREQ Release Time (From WR or RD Low to DREQ Low) ¹	t _{RWDL}	CL = 30 pF	35		150	ns
DACK Hold Time (From WR or RD High to DACK Low)	t _{RWAH}		10			ns
DREG Interval (From DREQ Low to DREQ High)	t _{DLDH}		0			ns
DREG Access Cycle Time (1)	t _{RWCY}		2t _{CLF}			ns
DREG Access Cycle Time (2)	t _{DMCY}		3t _{CLF}			ns

Note: 1 The WR parameter is applicable when the data buffer register is full; the RD parameter is applicable when the data buffer register is empty.




DREG Access – Program Transfer with INTR (Input Operation)							
B			Values				
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit	
RD Service Time (From INTR High to RD Low)	tIHRL		0			ns	
INTR Release Time (From RD High to INTR Low) (Note)	t _{RHIL}	CL = 20 pF	35		150	ns	
INTR Recovery Time (From INTR Low to INTR High)	t _{sLIH}		0			ns	
RD Recovery Time (From RD High to RD Low)	t _{RHRL}		50			ns	

Note: This parameter is applicable when the data buffer register is full in the output operation and empty in the input operation.



DREG Access – Program Transfer with INTR (Output Operation)							
Parameter	Designator	Test Conditions	Min.	Тур.	Max.	Unit	
WR Service Time (From INTR High to WR Low)	t _{IHWL}		0			ns	
INTR Release Time (From WR High to INTR Low) (Note)	t _{WLIL}	CL = 20 pF	35		150	ns	
INTR Recovery Time (From WR Low to INTR High)	tiliH		0			ns	
WR Cycle Time	t _{WRCY}		2t _{CLF}			ns	


Note: This parameter is applicable when the data buffer register is full in the output operation and empty in the input operation.



SCSI Bus Interface Selection Phase Timing

INITIATOR — Selection With	Arbitration					
_			Values			
Parameter	Designator	Min.	Тур.	Max.	Unit	
Bus Free Time	t BFR	4 t clF+50			ns	
Start of Arbitration	t BFBL	(6+n)" x t clf		(7+n) x tclF+60	ns	
BSY Low to Self ID# Output	t BLID	0		60	ns	
BSY Low to Prioritize	tarb	32 t clF60			ns	
Data Bus Valid to Prioritize	taidv	200			ns	
Bus Usage Permission Granted to SEL Low	tawsl	0		80	ns	
SEL Low to Data Bus ID Output, ATN Low	tsida	11 t cLF-30			ns	
Select ID# Output to BSY High	tірвн	2 t clF-80			ns	
BSY Low to SEL High	t BLSH	2tclf			ns	
BSY Low to Select ID# Hold	t BIDH	2tclf			ns	
SEL High to INTR High	t shir			60	ns	
SEL Low to BSY High, ID Bit High	tsbcr			3tclF+180	ns	
Prioritize to BSY High, ID Bit High	t PBCR			110	ns	


Notes: 'Bus Free Time: The minimum time period until the booked select command is executed. "TCL register value.



Notes:


- (1) The SPC outputs low level signal to the bus.
- (2) All devices hooked up to the bus do not output low level signals.
- (3) Other devices hooked up to the bus output low level signals.

SCSI Bus Interface Selection Phase Timing




INITIATOR — Selection Wit	hout Arbitrati	on			
Parameter	Designator	Min.	Тур.	Max.	Unit
BSY High to Select ID# Output	t FRID	(6+n) x t clf		(7+n) x tclF+140	ns
ID# Output to SEL Low	t IDSL	11 t cLF-80			ns
SEL Low to ATN Low	t slat	11 t clF-80			ns
BSY Low to SEL High	t BLSH	2t clf			ns
BSY Low to ID# Hold	tвірн	2 tclf			ns
SEL High to INTR High	t shir			60	ns


Note: n=TCL register set value.



TARGET — Selection With A	rbitration					
			Values			
Parameter	Designator	Min.	Тур.	Max.	Unit	
SEL Low to BSY High	tslвн	0			ns	
Data Bus Valid (ID#) to BSY High	tıрвн	0			ns	
I∕O High to BSY High	tюнв	0			ns	
BSY High to BSY Low	tвнвг	4tclf		5tclF+140	ns	
BSY Low to ID# Hold	t BLID	60			ns	
BSY Low to SEL High	t BLSH	0			ns	
SEL High to Phase Signal Output	t shph	3tclF		4 t clF+160	ns	
√O Low to Data Bus Output	tione	7 t clf			ns	
SEL High to INTR High	t shir			3tclF+130	ns	



TARGET — Selection Withou	t Arbitration				
_					
Parameter	Designator	Min.	Тур.	Max.	Unit
Data Bus Valid (ID#) to SEL Low	tidsl	0			ns
√O High to SEL Low	tıонs	0			ns
SEL Low to BSY Low	tslbl	2 t clf		3tclF+130	ns
BSY Low to ID# Hold	t BLID	60			ns
BSY Low to SEL High	t BLSH	0			ns
SEL High to Phase Signal Output	tsнрн	3tolf		4 t clF+160	ns
I/O Low to Data Bus Output	tiode	7 t clf			ns
SEL High to INTR High	tshir			3tclF+130	ns




SCSI BUS INTERFACE - RESELECTION PHASE TIMING


Parameter	Designator	Values			
		Min.	Тур.	Max.	Unit
Bus Free Time	t BFR	4 t CLF+50			ns
Start of Arbitration	t BFBL	(6+n)" x tclf		(7+n) x t CLF+140	ns
BSY Low to Self ID# Output	t BLID	0		60	ns
BSY Low to Prioritize	t arb	32tclF-60			ns
Data Bus Valid to Prioritize	t aidv	200			ns
Bus Usage Permission Granted to SEL Low tawsL	tawsl	0		80	ns
SEL Low to Data Bus ID Output, Phase Signal Output	tside	11 t cLF-50			ns
Select ID# Output to BSY High	t idbh	2tclf-80			ns
BSY Low to BSY Low Output	t віво	2 t clF+20		3 t CLF+140	ns
BSY Low to SEL High	t BLSH	2tclf			ns
BSY Low to Select ID# Hold	t BIDH	2tclf			ns
SEL High to INTR High	t shir			60	ns
SEL Low to BSY High, ID Bit High	t sbcr			3tclF+180	ns
Prioritize to BSY High. ID Bit High	t PBCR			110	ns

Notes: Bus Free Time:=The minimum time period till the booked select command is executed.

[&]quot;n=TCL register value




INITIATOR — Reselection Phase Timing					
Parameter					
	Designator	Min.	Тур.	Max.	Unit
SEL Low to BSY High	tslвн	0			ns
Data Bus Valid (ID#) to BSY High	t idbh	0			ns
√O Low to BSY High	t iolb	0			ns
BSY High to BSY Low	t внвг	4 t clf		5tclF+140	ns
BSY Low to ID# Hold	t BLID	60			ns
BSY Low to SEL High	t BLSH	0			ns
SEL High to BSY Low Output	t shbo	2 t clf		3 t CLF+140	ns
SEL High to Data Bus Valid (When I/O is High)	t shde	3tclF+30		4tclF+160	ns
SEL High to 170 High	t shio	200			ns
SEL High to INTR High	t shir			3tcLF+130	ns




SCSI BUS INTERFACE - INFORMATION TRANSFER PHASE TIMING

Parameter		Values			
	Designator	Min.	Тур.	Max.	Unit
√O High to Data Bus Output	tiide	10			ns
Phase Set to REQ Low	tрняц	100			ns
REQ Low to ACK Low	t raol	20			ns
Data Bus Valid to ACK Low	t dvld	2tclF-80			ns
ACK Low to REQ High	t aolr	0			ns
REQ High to ACK High	trаон	10			ns
ACK High to REQ Low	t aohr	0			ns
REQ High to ACK Low	t racy	2tclf			ns
REQ High to Data Bus Hold	d via t	15			ns
REQ Low to ATN High1	t rath	2tclf			ns
ATN High to ACK Low ¹	t atha	tclf-20			ns
REQ Low to Phase Change ²	tягрн	3 t clf			ns
ACK High to Phase Change ²	tahph	10			ns

Notes: 1 This spec is applicable to the last byte transfer of message out phase in hardware transfer mode. 2 When the transfer phase is changed, both t_{RLPH} and t_{ALPH} should be specified.




TARGET —Asynchronous Transfer Output						
Parameter		Values				
	Designator	Min.	Тур.	Max.	Unit	
√O Low to Data Bus Output	tiode	7 t clf			ns	
Data Bus Valid to REQ Low	tovlo	2 t clF-80			ns	
ACK Low to Data Bus Hold	tolva	15			ns	
REQ Low to ACK Low	t rola	0			ns	
ACK Low to REQ High	t aroh	10		180	ns	
REQ High to ACK High	t roha	0			ns	
ACK High to REQ Low	tarol	10			ns	
ACK Low to REQ Low	tracy	2tclf			ns	




INITIATOR —Asynchronous Transfer Input						
Parameter		Values				
	Designator	Min.	Тур.	Max.	Unit	
√O Low to Data Bus Output Terminate	t iidd			140	ns	
Phase Set to REQ Low	t PHRL	100			ns	
Data Bus Valid to REQ Low	t ostu	10			ns	
REQ Low to ACK Low	t raol	20		**	ns	
ACK Low to REQ High	t aolr	0			ns	
ACK Low to Data Bus Hold	t DHLD	15		_	ns	
REQ High to ACK High	t raoh	10			ns	
ACK High to REQ Low	taohr	0		· · ·	ns	
REQ High to ACK Low	tracy	2tclf			ns	
ATN Low to ACK High ¹	t atah	tclf-20			ns	
REQ Low to Phase Change ²	tпLPH	3tolf		······································	ns	
ACK High to Phase Change ²	tанрн	10			ns	

Notes: 1 Applicable to the last byte transfer of message out phase in hardware transfer mode.


² When the transfer phase is changed, both t_{RLPH} and t_{AHPH} should be specified.



TARGET —Asynchronous Transfer Input					
			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
I∕O High to Data Bus Output Terminate	tiodd			30	ns
Data Bus Valid to ACK Low	t ostu	10			ns
REQ High to Data Bus Hold	t DHLD	15			ns
REQ Low to ACK Low	t rola	0			ns
ACK Low to REQ High	t aroh	10		180	ns
REQ High to ACK High	t roha	0			ns
ACK High to REQ Low	t arol	10			ns
ACK Low to REQ Low	tracy	2tclf			ns




Transfer Phase Change (Target)					
			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
From WR High to MSG, C/D, I/O change	t _{PHCH}	10		130	ns




Manual Transfer					
			Values	-	
Parameter	Designator	Min.	Тур.	Max.	Unit
From WR High to Data Bus Valid forTEMP Register	t _{WRDV}			130	ns
From WR High to REQ Low, ACK Low for SET ACK/REQ Command	t _{STRA}	2t _{CLF}		3t _{CLF} + 90	ns
From WR High to REQ High, ACK High for RESET ACK/REQ Command	t _{RTRA}	2t _{CLF}		3t _{CLF} + 90	ns

Note: Timing relationships not shown are the same as those for asynchronous transfers.



SCSI BUS INTERFACE - ATTENTION CONDITION

INITIATOR - Attention Condi	tion						
	Values						
Parameter	Designator	Min.	Тур.	Max.	Unit		
From WR High to ATN Change (SET/RESET ATN Command)	t _{WATN}	2t _{CLF}		3t _{CLF} + 90	ns		




Fast Track to SCSI MB89352


AC CHARACTERISTICS (Continued)

SCSI BUS INTERFACE - BUS FREE


INITIATOR — Bus Free (Disconnection)						
_						
Parameter	Designator	Min.	Тур.	Max.	Unit	
BSY High to Bus Clear	t _{BHCR}			5tclF+140	ns	
BSY High to INTR High	t _{BHIR}			6 t CLF+80	ns	



TARGET (Bus Release Comm	and)				
_			Values		
Parameter	Designator	Min.	Тур.	Max.	Unit
WR High to Bus Clear (Bus Release Command)	t _{BRCR}			3tclF+100	ns




TERMINATION (Time Out) – Selection and Reselection Phases						
		Values				
Parameter	Designator	Min.	Тур.	Max.	Unit	
WR High to SEL, SD7–0, P, I/O High (Reset Time Out Interruption)	t _{BRCR}			3tclF+100	ns ns	
WR High to INTR Low	t _{WRIR}			3tclF+60	ns	




SCSI BUS INTERFACE - RESET CONDITION

SRST – Reset Condition (Output)						
		Values				
Parameter	Designator	Min.	Тур.	Max.	Unit	
WR High to SRST Low (Write "I" to SCMD Bit-4)	twrst	10		110	ns	
Reset Delay	t _{RTSD}			140	ns	




SCSI BUS INTERFACE - RESET CONDITION

SRST – Reset Condition (Input)					
_		Values			
Parameter	Designator	Min.	Тур.	Max.	Unit
SRST Pulse Width	t _{RSTW}	3t _{CLF}			ns
Reset Delay	t _{RTID}			4t _{CLF} + 200	ns





Capacitance					
	V				
Parameter	Тур.	Max.	Unit		
D7 – D0, DP		80	pF		
DPO, INTR, DREQ	10	30	pF		
SD7 - SDO, SDP	_	300	pF		
SRST, SEL, BSY, I/O, C/D, MSG, REQ, ACK, ATN	_	300	pF		

The AC characteristics of all SCSI bus signal pins are measured on the following test circuit.



PACKAGE DIMENSIONS





MB89352 Fast Track to SCSI

PACKAGE DIMENSIONS

48-Lead Plastic Flat Package

